-
Alexander Potashev authored
* Use the same PLL (PLL0 or PLL1) for the LCDC source clock as we use for the MCGOUTCLK. * Set LCDC_DIV to 4, set LCDC_FRAC to 1. Given the PLL output rate is 120 MHz, the LCDC clock rate will be 30 MHz.
ae1cc580
* Use the same PLL (PLL0 or PLL1) for the LCDC source clock as we use for the MCGOUTCLK. * Set LCDC_DIV to 4, set LCDC_FRAC to 1. Given the PLL output rate is 120 MHz, the LCDC clock rate will be 30 MHz.