Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Sami Nurmenniemi
u-boot-stm32
Commits
986b7905
Commit
986b7905
authored
Jan 16, 2013
by
Sergei Poselenov
Browse files
RT #82416. Updated MDDR timings as per Vadim recommendations.
parent
1adaca6b
Changes
2
Hide whitespace changes
Inline
Side-by-side
board/emcraft/m2s-som/board.c
View file @
986b7905
...
...
@@ -62,7 +62,7 @@
#define DDR_CL 3
/* CAS (read) latency */
#define DDR_WL 1
/* Write latency */
#define DDR_tMRD 2
#define DDR_tWTR
1
#define DDR_tWTR
2
#define DDR_tXP 1
#define DDR_tCKE 1
...
...
@@ -131,6 +131,9 @@ int dram_init (void)
* - BANK:1-0,COL:9-0,ROW:12-0 <-> src[2]..
*/
ddr
->
ddrc
.
DYN_POWERDOWN_CR
=
(
0
<<
REG_DDRC_POWERDOWN_EN
);
ddr
->
ddrc
.
PWR_SAVE_1_CR
=
(
4
<<
REG_DDRC_POST_SELFREF_GAP_X32_SHIFT
)
|
(
0xc
<<
REG_DDRC_POWERDOWN_TO_X32_SHIFT
);
ddr
->
ddrc
.
MODE_CR
=
(
1
<<
REG_DDRC_MOBILE
)
|
(
1
<<
REG_DDRC_SDRAM
)
|
(
0x1
<<
REG_DDRC_DATA_BUS_WIDTH
);
...
...
include/asm-arm/arch-m2s/ddr.h
View file @
986b7905
...
...
@@ -118,12 +118,19 @@
* PERF_PARAM_1_CR bits
*/
#define REG_DDRC_BURST_RDWR 13
#define REG_DDRC_PAGECLOSE 0x10
/*
* PERF_PARAM_2_CR bits
*/
#define REG_DDRC_BURST_MODE 10
/*
* DDRC_PWR_SAVE_1_CR bits
*/
#define REG_DDRC_POWERDOWN_TO_X32_SHIFT 1
#define REG_DDRC_POST_SELFREF_GAP_X32_SHIFT 6
/*
* DDR Configuration registers
*/
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment