1. 15 Jun, 2015 3 commits
  2. 20 May, 2015 1 commit
  3. 14 May, 2015 1 commit
  4. 13 May, 2015 1 commit
  5. 20 Apr, 2015 1 commit
  6. 13 Apr, 2015 1 commit
  7. 27 Mar, 2015 1 commit
  8. 06 Mar, 2015 1 commit
  9. 05 Mar, 2015 1 commit
  10. 04 Mar, 2015 1 commit
  11. 02 Mar, 2015 6 commits
  12. 01 Mar, 2015 2 commits
  13. 27 Feb, 2015 5 commits
  14. 26 Feb, 2015 5 commits
  15. 24 Feb, 2015 1 commit
  16. 18 Feb, 2015 2 commits
  17. 17 Feb, 2015 1 commit
  18. 11 Feb, 2015 1 commit
  19. 09 Feb, 2015 1 commit
    • Yuri Tikhonov's avatar
      RT106081: U-Boot STM32F7: fix-up MPU configuration · 7356326f
      Yuri Tikhonov authored
      
      
      In case of disabled DCACHE we previously had the only one 4GB MPU
      region with 'Strongly ordered' mem type. This led to problems with
      strex/ldrex instruction targeted such mem (and thus we couldn't use
      these instructions).
      
      Now we always create 2 MPU region, even if DCACHE is off. The 2nd
      MPU region is mapped to external SDRAM, and has 'Normal' mem type.
      
      This patch also changes 'write-through' caching policy to 'write-
      back with write & read allocate'.
      Signed-off-by: default avatarYuri Tikhonov <yur@emcraft.com>
      7356326f
  20. 29 Jan, 2015 3 commits
  21. 27 Jan, 2015 1 commit